Riviera is a high-performance ASIC and large FPGA verification
solution. A common kernel simulator supports VHDL, Verilog, EDIF,
SystemC, SystemVerilog, SVA, OVA and PSL in a unified, advanced
debugging environment.
.Extensive Language Support
.Compilation
.Simulation
.Simulation Databases
.Debugging
.Scripting and Batch Processing
.Support for C/C++/SystemC
.Assertion Based Verification
.Coverage
.Profiler
.Partner Interfaces
.64-bit Computing
.Linting

Download File Size:96.75 MB

---