HDL Works announces the release of version 5.2 of EASE, the ideal
design entry environment for VHDL, Verilog and mixed language designs
for FPGA and ASIC. Synthesis and simulation tool independency enables
the user to select his most favorite tools while setting-up a complete
design flow. EASE continues to be the most intuitive design entry
environment in the market, while offering all necessary features for
both advanced and novice HDL designers.

URL: http://www.translogiccorp.com

Download File Size:12.86 MB

---