Active-HDL offers mixed VHDL, Verilog, SystemC\x99 and EDIF design entry,
simulation and debugging from a single, integrated environment. Multiple FPGA
vendors (and their synthesis and place-and-route tools) are supported and can
be managed with ease from one flow throughout the whole project.

Download File Size:75.87 MB

---